Abstract. Two lightweight block cipher families, Simon and Speck, have been proposed by researchers from the NSA recently. In this paper, we introduce Simeck, a new family of lightweight block ciphers that combines the good design components from both Simon and Speck, in order to devise even more compact and ecient block ciphers. For Simeck32/64, we can achieve 505 GEs (before the Place and Route phase) and 549 GEs (after the Place and Route phase), with the power consumption of 0.417 µW in CMOS 130nm ASIC, and 454 GEs (before the Place and Route phase) and 488 GEs (after the Place and Route phase), with the power consumption of 1.292 µW in CMOS 65nm ASIC. Furthermore, all of the instances of Simeck are smaller than the ones of hardware-optimized cipher Simon in terms of area and power consumption in both CMOS 130nm and CMOS 65nm techniques. In addition, we also give the security evaluation of Simeck with respect to many traditional cryptanalysis methods, including dierential attacks, linear attacks, impossible dierential attacks, meet-in-the-middle attacks, and slide attacks. Overall, all of the instances of Simeck can satisfy the area, power, and throughput requirements in passive RFID tags.
Introduction
In recent years, low-end embedded devices have been deployed in an increasing number and used in various applications, such as Radio Frequency Identication (RFID) tags and wireless sensor networks (WSNs). Providing security solutions to these widely used devices has attracted a lot of attention from cryptography researchers. These kinds of devices have very limited power consumption, constrained memory and computing capability, and thus applying traditional security solutions, such as TLS and IPsec, in these contexts is often impractical. Hence, lightweight cryptography has been developed in order to provide compact algorithms and protocols that t in resource-constrained environments.
Numerous lightweight ciphers have appeared. Among them are a large number of block ciphers such as TEA [31] , XTEA [26] , PRESENT [9] , KATAN and KTANTAN [11] , LED [16] , EPCBC [33] , KLEIN [15] , LBlock [32] , Piccolo [29] , Twine [30] , and the more recent Simon and Speck [3] . There exist also some lightweight stream ciphers such as Trivium [12] , Grain [17] and WG [25] , which provide suitable security and small implementations for resource-constrained devices.
The recently proposed lightweight block ciphers, Simon and Speck [3] , have led to papers concerning their security [7, 1, 10] . This is partially due to the fact that these ciphers are recognized to be the smallest block ciphers in each of the block/key size categories when used in resource-constrained environments. Simon is optimized for hardware implementation, while Speck is optimized for software. Inspired by the designs of Simon and Speck, we combine their good components in order to get a new design of block cipher family, called Simeck. We use a slightly modied version of Simon's round function, and reuse it in the key schedule like Speck does. Moreover, we take the benets of using Linear Feedback Shift Register (LFSR) based constants in the key schedule in order to further reduce hardware implementation footprints. The new family of lightweight block ciphers Simeck aims to have comparable security levels but more ecient hardware implementations.
Based on the aforementioned motivations, we have the detailed design goals as follows.
Hardware. First, we want to minimize the area and power consumption of the Application Specic Integrated Circuit (ASIC) implementations. We also want to allow a range of options in the area, throughput, and power consumption. Finally, we want to keep the maximum operating frequency as high as possible.
Applications. Take the application of passive RFID tags for example, Simeck should satisfy the following requirements in order to be used in practice: 1) The area of Simeck should be less than 2000 GEs [18, 2] . 2) The power consumption of Simeck should be very small. 3) The typical passive RFID tag's operating frequency is 2 MHz and the data rate is 64 Kbps [14, 34] , and thus the throughput is 64K/2M ≈ 1/32. Therefore, if the tag's operating frequency is 100 KHz (for benchmarking purpose), the throughput of Simeck should at least be 100 K · 1/32 bps ≈ 3.1 Kbps.
Security. Although Simon and Speck were designed with small, simple round functions, they are iterated a sucient number of times in order to resist traditional attacks. We follow the same strategy with Simeck, and due to its similarity with Simon, we benet from its analysis carried so far.
In this paper, we oer a wide range of options between area, throughput, and power consumption for the implementations of Simeck. All the Simeck's family members can meet our security, hardware, and applications design goals. We compare our results to the previous constructions with comparable block sizes and key sizes as given in Table 1 . Table 1 gives our smallest area results for all the instances of Simeck from before and after the Place and Route (P&R) in CMOS 130nm and CMOS 65nm ASICs. In addition, the corresponding throughput and power consumption after the Place and Route are also provided. In particular, Table 1 presents our hardware implementation results of Simon which cost less area than the original results in [3] . Moreover, the hardware implementations of our Simeck block cipher family are even smaller than our implementations of Simon in terms of area and power consumption. More specically in Table 1 , we can achieve a small area of 505 GEs before the Place and Route with a throughput of 5.6 Kbps and 0.417 µW power consumption for Simeck32/64 in CMOS 130nm ASIC. With a fair comparison (before the Place and Route) in CMOS 130nm, Simeck32/64 can achieve 2.3% smaller than our implementations of Simon32/64, and 3.4% smaller than the original implementations of Simon32/64. Correspondingly, we can get an even smaller area of 454 GEs before the Place and Route and 1.292 µW power consumption in CMOS 65nm ASIC. In this case, Simeck32/64 is 2.6% smaller than our implementations of Simon32/64. Similarly, Simeck48/96, 64/128 are 2.5%, 2.1%, respectively, smaller than our implementations of Simon48/96, 64/128, and they are 3.3%, 3.5%, respectively, smaller than the original implementations of Simon48/96, 64/128 in CMOS 130nm. Correspondingly in CMOS 65nm, Simeck48/96, 64/128 are 2.4%, 2.0%, respectively, smaller than our implementations of Simon48/96, 64/128. Moreover, with only a little extra area (GEs) and power consumption, we can increase Simeck's throughput a lot. This paper is organized as follows. In Section 2, we describe the specications and design rationales of the Simeck family. Section 3 rst presents our metrics and design ow in CMOS 130nm and CMOS 65nm ASICs. Then, we give two dierent hardware architectures of Simeck in order to make a trade-o between area, throughput, and power consumption. Later, the hardware evaluations in CMOS 130nm and CMOS 65nm are given with a thorough analysis. In Section 4, we compare our results of Simeck and Simon with the results in [3] . Before concluding this paper, we provide a security analysis of our new block ciphers in Section 5.
Design Specications and Rationales
In this section, we give the specications, as well as design rationales, of our block cipher family Simeck. We use the following notations throughout the rest of the paper. x ≪ c denotes the cyclic shift of x to the left by c bits. x y is the bitwise AND of x and y. x ⊕ y is the exclusive-or (XOR) of x and y.
Specications of Simeck
Our lightweight block cipher family Simeck is denoted Simeck2n/mn, where n is the word size and n is required to be 16, 24 or 32; while 2n is the block size and mn is the key size. More specically, our Simeck family includes Simeck32/64, Simeck48/96, and Simeck64/128. For example, Simeck32/64 refers to perform encryptions or decryptions on 32-bit message blocks using a 64-bit key. These three size choices of the ciphers aim to t dierent applications of embedded systems including RFID systems, and these sizes are also contained in the specications of Simon and Speck families of block ciphers.
Simeck is designed to be extremely small in hardware footprints and to be compact in software implementations as well. The round function and the key schedule algorithm follow the Feistel structure. A plaintext to be encrypted is rst divided into two words l 0 and r 0 , where l 0 contains the most signicant n bits, and r 0 consists of the least signicant n bits. Then these two words are processed by the Simeck round function for certain number of rounds, and nally the two output words l T and r T are concatenated to form a complete ciphertext, where T denotes the total number of rounds.
Round Function. We dene the round function (of the i-th round) as the following function,
where l i and r i are the two words for the internal state of Simeck, k i is the round key, and the function f is dened as Key Schedule/Expansion. To generate the round key k i from a given master key K, the master key K is rst segmented into four words and loaded as the initial states (t 2 , t 1 , t 0 , k 0 ) of the feedback shift registers shown in Figure 2 . The least signicant n bits of K are loaded into k 0 ; while the most signicant n bits are put into t 2 . To update the registers and generate round keys, we reuse the round function with a round constant C ⊕ (z j ) i acting as the round key, i.e. R C⊕(zj )i . The updating operation can be expressed as The value k i is used as the round key of the i-th round. The value of the constant C is dened by C = 2 n − 4, where n is the word size. (z j ) i denotes the i-th bit of the sequence z j . Simeck32/64 and Simeck48/96 use the same sequence z 0 , i.e. j = 0, which is an m-sequence with period 31 and can be generated by the primitive polynomial X 5 + X 2 + 1 with the initial state (1, 1, 1, 1, 1). When the rounds number is larger than 31, the sequence repeats itself. Simeck64/128 uses another m-sequence z 1 with period 63, which is generated by the primitive polynomial X 6 + X + 1 with the initial state
Number of Rounds. 
Design Rationales
In Simeck, we use a slightly simplied version of the round function of Simon.
The round function of Simon can be expressed as
where l i and r i are the input words, and k i is the round key. The operations of the round function only contain bitwise AND, XOR and cyclic shifts, and they are very ecient for hardware implementations. In particular, for Simeck, we change these shift numbers from (1, 8, 2) to (0, 5, 1). We choose our shift numbers in order to realize an acceptable trade-o between hardware performance and security. These modications will improve the eciency of hardware implementations, but will have comparable security strengths against certain attacks. More discussions will be given in the following sections. For the key expansion/schedule algorithm of Simeck, we learn the idea of re-using the round function to update the round-key registers from the design of Speck. Concerning the number of rounds for Simeck, we choose the same numbers as the corresponding block ciphers in the Simon family, in order to have comparable security levels and fair hardware implementation evaluations.
To defeat certain self-similarity attacks such as slide attacks and rotational attacks, we add the round constants C and (z j ) i into the key expansion process. The constant C = 2 n − 4 is also used in the key expansion of Simon. The polynomials for the two m-sequences z 0 and z 1 are chosen to have minimum numbers of components, such that their hardware implementations will have small footprints.
Metrics and Design Flow
We use the Synopsys Design Compiler Version D-2010.03-SP4 to synthesize the RTL of the designs into netlist based on the STMicroelectronics CMOS 65n-m CORE65LPLVT_1.20V and IBM CMOS 130nm CMR8SF-LPVT Process SAGE v2.0 standard cell libraries with both having a typical 1.2V voltage, and
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• C temperature. Cadence SoC Encounter v09.12-s159_1 is used to nish the Place and Route phase in order to generate the layout of the designs. We use Mentor Graphics ModelSim SE 10.1a to conduct functional simulation of the designs and perform timing simulation by using the timing delay information generated from SoC Encounter as well. The areas of the designs after the logic synthesis are provided for comparisons with previous ciphers, and a more accurate area after the Place and Route is also provided for using the ciphers in practical cases. The densities used for the Place and Route phase for CMOS 130nm and 65nm are 0.92 and 0.93 respectively, in order to make a trade-o between area and maximum operating frequency when the densities are high enough. As usual, the area is measured in gate equivalents (GEs), and one GE is equivalent to the physical area required for the two-input one-output NAND gate with the lowest driving strength of the corresponding technology.
We use SoC Encounter v09.12-s159_1 to generate the accurate power consumption based on the activity information generated from the timing simulation with a frequency of 100 KHz, and a duration time of 0.1s. We do so because the 100 KHz clock frequency is widely used for benchmarking purpose in resourceconstrained applications and 0.1s is long enough to provide an accurate activity information for all the signals.
Moreover, the critical path is obtained after the Place and Route phase, which would be more accurate than the estimated value obtained from logic synthesis. Hence, the maximum clock frequency which can be operated for a specic design is obtained. In fact, during the analysis of the previous results [3, 11, 24, 27, 28] , the ASIC results for various implementations dier not only in the basic gate technology but also in the types of ip-ops used. In order to be fair to compare our results with the previous ones, we provide the areas of some basic gates in our specic libraries and the library used in [3] by the researchers from the NSA for Simon in Table 2 . In addition, all the areas of basic gates provided here are the smallest ones in the library. We observe that our IBM 130nm library is almost the same as the IBM 130nm library used by the researchers from the NSA [3] except the scan ip-ops in terms of the areas of the basic gates.
Two Dierent Hardware Architectures for Simeck
In this section, we target low-area implementations of Simeck and make a tradeo between area and throughput. Meanwhile, we still keep a very high operating frequency. We give two architectures for the implementations: one is parallel architecture, and another one is fully serialized architecture. Moreover, we provide a block diagram of the top-level I/O interface between the cipher and the outside environment in order to provide a benchmark for the future implementations and comparisons with other ciphers.
Parallel Architecture
The parallel architecture processes one round of the message in one clock cycle, and one round of the key schedule at the same clock cycle, as shown in Figure 3 . This architecture provides a very high throughput while keeping a compact design. The round function in Fig. 3 (a) includes three parts: 2n ip-ops, a n-bit width 2-to-1 multiplexer, a combinational circuit (dashed box) to compute the feedback data for the multiplexer. Inside the 2n ip-ops, n ip-ops are for the message b, and the other n ones are for the message a. The multiplexer is used to select the initial plaintext or the feedback data from the combinational circuit for the message b. The combinational circuit includes one n-bit AND gate, three n-bit XOR gates, and two shift modules (cyclic shift to the left by 5 bits and Besides the round counter (i in Figures 3 and 4) in the control circuit, there is another counter to control the rounds of the specic serialized size in the partially serialized architecture. The range of this serialized counter (l in Figure 4 ) is between 0 and n/par_sz − 1. In total, the latency for generating a ciphertext is (n/par_sz) · (T + 4), where T is the total number of rounds.
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[C (zj)i]l A fully serialized architecture is shown in Figure 4 . In this architecture, the multiplexer (MUX), and combinational circuit (dashed box) are all 1-bit width, which save a lot of area. Compared to the parallel architecture, there are two more multiplexers. They are used to select the cyclic shift inputs. The MUX1 is used for the left shift by 1 bit, and MUX5 is used for left shift by 5 bits. The MUX1 selects b n−1 as input when the serialized counter equals 0, and chooses a n−1 when the serialized counter is larger than 0. Similarly, the MUX5 selects b n−5 when the serialized counter is smaller than or equal to 4, and chooses a n−5 when the serialized counter is larger than 4.
The partially serialized architecture with par_sz larger than 1 is similar to the fully serialized architecture, where the multiplexer and combinational circuit are par_sz-bit width and the selection signals for the multiplexers (MUXes selection circuitry) are dierent for various values of par_sz.
The Top-level I/O Interface for Dierent Architectures As discussed in Section 3.1, the area of the chip depends on not only the area of the basic gates, but also the adopted types of ip-ops. We provide a toplevel I/O interface between the cipher and the outside environment as shown in Figure 5 . We do not have a Finite State Machine (FSM) to control the circuit with the purpose of reducing the entire area as much as possible. In our top- level architecture, the cipher is always running and it is controlled by the outside signal i_mode. Therefore, we only have two modes in our architecture: loading phase and running phase. The cipher goes into loading phase when i_mode equals 0, and it loads the initial data from the inputs Key and Plaintext. Later on, the cipher begins running phase when i_mode equals 1. The user obtains the Ciphertext at the end of the running phase. Then, i_mode returns back to 0, another Plaintext encryption begins. As our architecture never stops, all the ip-ops in the datapath are standard ip-ops without chip-enable signals. This property makes our design ever smaller in terms of area. This architecture presents a benchmark ASIC implementation of Simeck and can be used to fairly compare with the hardware results of other ciphers.
It is worth mentioning that the parallel architecture can be viewed as a special case of the partially serialized case when par_sz equals n. However, the two cases have dierent architectures as depicted in Figure 3 and Figure 4 .
Our top-level architecture includes two parts: the control circuit and the datapath. The control circuit for the parallel architecture is used to provide the key constant from the LFSR as described in Section 2. However, an extra serialized counter in the control circuit is needed for the partially serialized architecture. The datapath includes round function and key scheduling, and they are described as above for the parallel architecture and partially serialized architecture.
Recently, LFSR or NLFSR based counters are used to replace binary counter in the control circuit in hardware implementations [20] , because they only contain ip-ops and some combinational feedback logics without using a full-adder. Hence, it can reduce the area to some extent if the LFSR or NLFSR counter does not incur extra area in the datapath. However, the serialized counter in our partially serialized architecture is used in two aspects: one is used to count the serialized rounds in the control circuit and another one is used to select the two multiplexers (MUX1 and MUX5) in the datapath. After a theoretical and practical analysis of the eects of the LFSR or NLFSR counter in our partially serialized architecture, we discovered that the total area using binary serialized counter is the smallest one because the LFSR or NLFSR counter results in more additional area in the datapath (i.e., the area of the multiplexers selection circuitry) than the area saved by replacing the binary counter with LFSR or NLFSR counter in the control circuit. Therefore, the binary serialized counter is used for our partially serialized architecture.
Hardware Evaluations of Simeck
We use three dierent compilation techniques in the Design Compiler to perform hardware optimizations: simple compile, compile ultra and compile ultra with clock gating. The simple compile option can provide us the hierarchical architectures of the design, and the areas of specic sub-modules. The compile ultra option can make deeper optimizations in a way of optimizing the entire module together, thereby reducing the area and power consumption signicantly [11, 20] . The clock gating technique can further reduce the area and power consumption [11] . However, we use all standard ip-ops without chip-enable signals for the parallel architecture. Only the LFSR generating the key constant in the control circuit uses the ip-ops with chip-enable signals, which costs 5, 6, and 6 ipops for Simeck32/64, Simeck48/96, and Simeck64/128 respectively. Therefore, the clock gating optimization aects only a little of our results in terms of area and power consumption. The ASIC implementation results of Simeck and Simon in CMOS 130nm are shown in Table 3 and Table 4 , and the corresponding results of Simeck and Simon in CMOS 65nm are shown in Table 7 and Table 8 . It is worth noting that these results are obtained without using scan registers.
We provide the best area results before and after the Place and Route phase using compile ultra or compile ultra plus clock gating. These results can be used for comparing with other ciphers or for practical purpose. The maximum frequency corresponding with the best optimization technique is given and it is calculated by using the critical path. The calculated throughput is based on the latency in our architectures and it is the same as Simon. The dierence of the total power consumption among the three dierent optimizations is marginal. Therefore, we only provide a total power consumption using compile ultra at 100 KHz, which is typical for benchmarking purpose. Since the operating frequency is too small, the static power consumption dominates the total power consumption. However, the static power consumption is larger in CMOS 65nm than in CMOS 130nm, which is the reason why the total power consumption is larger in CMOS 65nm as shown in Table 7 and Table 8 . Besides having a very small area, our another observation is that most part of the area for all the architectures are built of the sequential logics, especially for the fully serialized architecture. Take Simeck32/64 for example. 86%, 85%, 82%, 76%, and 70% of the entire area are sequential logics for the cases that par_sz equals 1, 2, 4, 8, and 16 respectively. From the data provided, we can obtain that the fully serialized architecture is built of about 90% sequential logics. Similar conclusions can be obtained for Simeck48/96 and Simeck64/128.
We provide a range of options between the area, throughput, and power consumption in our ASIC implementations. Taking Simeck32/64 in CMOS 130nm for illustration, we can achieve a throughput of 5.6 Kbps at the area cost of 505 GEs (before the Place and Route) and 549 GEs (after the Place and Route) with the power consumption of 0.417 µW. However, a two-fold throughput (11.1 Kbps) can be obtained with only 5 and 6 extra GEs (before and after the Place and Route respectively), and 0.014 µW extra power consumption. With more extra area and power consumption, we can get even higher throughput.
Result Comparisons between Simeck and Simon
We compare our area results before the Place and Route of Simeck and Simon in CMOS 130nm with the Simon results of the NSA researchers [3] . This is because the NSA researchers only provide the area results before the Place and Route. The comparison is shown in Figure 6 . We can observe that our Simon results are all smaller than that of NSA's results, and our Simeck results are even smaller than Simon for all the cases shown in Figure 6 . From the theoretical point of view, Simeck is designed to have a smaller area due to the following considerations: the simplied key schedule, the simplied LFSR to generate the key constant, and the decreased shift numbers in the round function. It is worth noting that the decreased shift numbers do not aect any area in the parallel architecture, and it only aect the area in the partially serialized architecture.
The construction of the combinational circuit in the key schedule of Simon32/64, 48/96, 64/128 and Simeck32/64, 48/96, 64/128 in the parallel architecture are shown as follows:
In general, one XOR gate is larger than one AND gate. Therefore, the key schedule of Simon is larger than that of Simeck. The LFSRs used to generate the key constants for Simon32/64 and Simon48/96 are dened by the primitive polynomial X 5 + X 4 + X 2 + X + 1, and the LFSR for Simon64/128 is dened by X 5 + X 3 + X 2 + X + 1. They are all 2 XOR gates (4 GEs) bigger than the ones used in corresponding Simeck, as described in Section 2. The decreased shift numbers of the round function and key schedule reduce 1 MUX for the inputs to the combinational circuits of the round function and the key schedule respectively (2 MUXes in total, 2 · 2.25 GEs/MUX = 4.5 GEs), and also some logics to select the MUXes. From the practical point of view, we break down the area results before the Place and Route in CMOS 130nm for Simeck32/64, and Simon32/64 in our implementations, as shown in Table 5 . For parallel architectures, the dierences of the control circuits and the key combinational circuits between Simeck32/64 and Simon32/64 are 4 GEs (key constant) and 16 GEs respectively. The results are almost the same as the theoretical analysis. For the fully serialized architecture, the control circuit is reduced by 4 GEs (key constant), the key combinational circuit (dashed box in Figure 4 ) is reduced by 3 GEs, and the 2 MUXes plus the MUXes selection circuitry are reduced by 9 GEs for Simeck32/64 (i.e., a total saving of 16 GEs), compared to that of Simon32/64. Therefore, the practical results match the theoretical analysis. Simeck is smaller than Simon for both parallel architecture and partially serialized architecture.
The main area cost for Simon comes from the registers storing the message block and the key. In order to design a smaller cipher than Simon, we can reduce the areas of only the round function, key schedule, key constant, and multiplexers. For fully serialized architecture of Simon32/64 (see Table 5 ), the combined area of these blocks is 34.5 GEs (7 + 8 + 6 + 6 · 2.25/MUX), which accounts for only about 6.4% (34.5/533) of the total area. Simeck32/64 reduces this by 16 GEs, a saving of more than 46%. This reduction leads to 2.3% smaller total area in comparison to our implementations of Simon32/64 in CMOS 130nm, and 3.4% smaller in comparison to the original Simon32/64 results (see Table  1 ). Similarly, the fully serialized architectures of Simeck48/96, 64/128 are 2.5%, 2.1%, respectively, smaller than our implementations of Simon48/96, 64/128 and they are 3.3% and 3.5%, respectively, smaller than the original implementation results of Simon48/96, 64/128 in CMOS 130nm (see Table 1 ). For the parallel architectures of Simon, these blocks consume a larger fraction (about 29%) of the total area (see Table 5 ). Simeck32/64, 48/96, 64/128 achieve the saving of 3.7%, 3.3%, and 3.7% respectively, compared to the original results of Simon32/64, 48/96, 64/128 (see Tables 3 and 4 ). The choice of the values of the shift numbers plays a signicant role in the area reduction of the partially serialized architecture. Because the parallel architecture does not contain the MUXes for the inputs to the combinational circuit (dashed box), the total area reduction is only slightly greater than the fully serialized architecture.
From Tables 3 and 4 , we can also observe that the power consumption of Simeck is smaller than Simon for all the cases in CMOS 130nm using the same optimizations. This is easy to understand because the area of Simeck is smaller than Simon. This conclusion also holds for CMOS 65nm in Tables 7 and 8 .
In summary, Simeck is smaller than Simon in terms of area and power consumption in both CMOS 130nm and CMOS 65nm techniques.
Security Analysis
In this section, we give the security analysis of the Simeck family of block ciphers. Due to its similitude with Simon and Speck, most of the next analysis follow from the best known attacks against the Simon and Speck families of block ciphers. As we show in the following, the security level of Simeck is comparable to those of Simon, which is reasonable to be used in practice. Indeed, the number of rounds chosen for Simeck is suciently high with respect to the best known attacks on reduced versions. Moreover, it is worth noticing that the ARX (Addition-Rotation-XOR) design of Simeck borrowed from Speck, using the round function as key-schedule, did not lead to a weakness so far. In a recent paper [22] , Kölbl et al. study the inuence of the shifts in Simon-like ciphers. They provide some set of parameters that are optimal with respect to dierential and linear properties, and diusion. Our parameters seem comparable to theirs because we take also into account hardware eciency and other types of cryptanalysis (e.g., impossible dierential cryptanalysis).
haviors of Simon and Simeck are very closely related, it makes sense to use the best known dierential and linear attacks of Simon to evaluate the security of Simeck against these attacks. This is why we have essentially followed the procedure of [7] known plaintexts. All these attacks have a success probability of 0.997.
Since the best known dierential and linear trails found on Simeck, and Simon, only cover a reduced number of rounds, we believe that the full-round Simeck (any version) is suciently secure against dierential and linear cryptanalysis.
Impossible Dierential Attacks [4] . Impossible dierential attacks against Simeck cover few more rounds (depending on the version) than for Simon as it can be seen in Table 6 . This is due to the fact that the diusion of one bit dierence is one round slower for Simeck than for Simon. Nevertheless, this does not damage the overall security of the Simeck family, since the full versions have more rounds. Algebraic Degree [21] . We computed that after 5 rounds, the algebraic degree of Simeck (any version) is 13, as the one of Simon. It is sucient to ensure that after few more rounds, no attack can exploit properties of the algebraic degree, such as algebraic attack or higher-order dierential attack.
Meet-in-the-Middle Attacks [13] . Because of the key schedule algorithm of Simeck, many key bits of the master key are processed quickly in the round function of Simeck. This should ensure a good resistance of Simeck against Meetin-the-Middle (MITM) attacks. Moreover, until now Simon has not shown to be a good candidate for MITM attacks. As the round function of Simeck is very similar as the one of Simon, we believe that Simeck will also be resistant against MITM attacks.
Slide Attacks and Rotational Attacks [8, 19] . The round constant addition and the key schedule design prevent any ecient slide or rotational attacks.
Related-key Dierential Attacks [5] . Although Simon and Speck have been extensively studied in the past years, no concrete attacks in the related-key setting have been shown. Like Speck, Simeck reuses its round function in the key schedule part. It is reasonable to think that Simeck has also good cryptographic properties in the related key model.
Concluding Remarks
In this paper, we have presented Simeck, a new family of lightweight block ciphers. Simeck is very suitable for resource-constrained devices, such as passive RFID tags and wireless sensor networks. We have provided an extensive exploration for dierent hardware architectures in order to make a balance between area, throughput, and power consumption for Simon and Simeck in both CMOS 130nm and CMOS 65nm techniques. We have shown that it is possible to design a smaller cipher than Simon in terms of area and power consumption. Moreover, we have improved the hardware implementations of Simon given in the original paper. In addition, the similarities between Simon/Speck and Simeck allow us to have an idea of the actual security oered by Simeck. Even if the round function of Simeck is quite simple, this round function is iterated a sucient number of time to provide an adequate security against most known attacks. In conclusion, all of the instances in the Simeck family can meet the area, power consumption, and throughput requirements in the passive RFID tags and they are promising candidates for resource-constrained devices.
We have learnt and understood many techniques about designing hardwareoriented ciphers during the process of completing the design of Simeck. It is interesting to see if we can devise a block cipher with even smaller hardware footprints than Simeck. It also interests us whether we can design, from the theoretical point of view, a smallest block cipher with the minimum number of components. This should be very useful for cryptography researchers to get deep insights into designing and analyzing ciphers.
